5.2.5 Sequential Circuit Timing