7.2.4 Circuit Interleaving